Ex parte ITRI - Page 2




                    Appeal No. 95-1865                                                                                                                                     
                    Application 07/970,816                                                                                                                                 


                    channels, the receive clock for a second channel is generated having a fixed phase offset with                                                         
                    respect to the receive clock on the first channel and the second channel transmit clock is adjusted                                                    
                    to optimally relate the second channel data signal to the second channel receive clock.                                                                
                              Representative independent claim 1 is reproduced as follows:                                                                                 
                              1.  A system for bidirectionally communicating data signals via first and second channel                                                     
                    media where each channel medium is connected between a different pair of first and second                                                              
                    transceivers, said first transceivers being located at a first station and said second transceivers                                                    
                    being located at a second station, said system comprising;                                                                                             
                              master clock generator means for applying a transmit clock to said first transceiver of said                                                 
                    first channel medium;                                                                                                                                  
                              clock recovery means connected to said second transceiver of said first channel medium                                                       
                    and responsive to a data signal received via said first channel medium for applying a receive clock                                                    
                    to said second transceiver of said first channel medium;                                                                                               
                              phase delay means for applying a receive clock to said second transceiver of said second                                                     
                    channel medium delayed from said receive clock of said second transceiver of said first channel                                                        
                    medium;                                                                                                                                                
                              detector means for detecting a phase error between said delayed receive clock applied to                                                     
                    said second transceiver of said second channel medium and a data signal received thereby via said                                                      
                    second channel medium; and                                                                                                                             
                              means responsive to said detected phase error for adjusting the phase of a transmit clock                                                    
                    applied to said first transceiver of said second channel medium to minimize said detected phase                                                        
                    error.                                                                                                                                                 








                                                                                    2                                                                                      





Page:  Previous  1  2  3  4  5  6  7  8  Next 

Last modified: November 3, 2007