Ex parte SWOBODA et al. - Page 2




          Appeal No. 95-4501                                                          
          Application No. 07/827,549                                                  

               This is a decision on appeal from the final rejection of               
          claims 1 through 32, all of the claims pending in the                       
          application.                                                                
               The invention pertains to the improvement of emulation,                
          simulation and testability architecture and methods in data                 
          processing devices.  More particularly, a data processing                   
          device, comprising a processor and on-chip peripheral                       
          circuitry, ordinarily operable together, and formed on a                    
          single chip, has the capability of selectively entering                     
          externally supplied data into the processor and on-chip                     
          peripherals circuitry for starting and stopping operations of               
          the processor and the on-chip peripheral circuitry                          
          independently of each other in an emulation mode of operation.              

               Representative independent claim 1 is reproduced as                    
          follows:                                                                    
               1. A data processing device formed in a single                         
          semiconductor chip comprising:                                              
               an electronic processor, and on-chip peripheral circuitry              
          ordinarily operative together; and                                          
          means for selectively entering externally supplied data                     
          into the electronic processor and on-chip peripheral circuitry              
          and starting and stopping operations of the electronic                      
          processor and the on-chip peripheral circuitry independently                
          of each other in an emulation mode of operation.                            

                                          2                                           





Page:  Previous  1  2  3  4  5  6  7  8  9  10  Next 

Last modified: November 3, 2007