Ex parte RAHMAN et al. - Page 5




          Appeal No. 1999-0320                                                        
          Application No. 08/426,751                                                  



          reference correspond to the devices of claim 13 because these               
          elements are devices which are coupled to the microprocessor                
          10 over the shared bus 11.  See Appendix to the brief, claim                
          13, lines 7 and 8.  Acknowledge line 20e indicates that                     
          interface arbiter 21 has accepted or received with no parity                
          error a request from the microprocessor.  Line 20e does not                 
          indicate to microprocessor 10 that the request has been                     
          accepted by a device 12, 13 or 28 to which it has been                      
          directed, whether or not the device is ready to accept the                  
          request, so long as the request storage means is available to               
          store the request.                                                          
               Absent evidence, the examiner's alternate position at                  
          page 4 of the answer that "it is well known in systems                      
          designed as in Bouchard to include in some manner a way to                  
          acknowledge that the write was [sic:has] actually taken place"              
          is not persuasive.                                                          
                                   REVERSED                                           




                         STANLEY M. URYNOWICZ          )                              

                                          5                                           





Page:  Previous  1  2  3  4  5  6  7  Next 

Last modified: November 3, 2007