Ex Parte IWAMOTO et al - Page 6




            Appeal No. 2000-2111                                                                         
            Application No. 08/860,537                                                                   

            teaches that source data is recorded in recording area Ar1 (col.                             
            4, lines 50-55) and reproduced to output interface circuits 23-1                             
            through 23-k for editing based on reproduction control signal NPc                            
            which is supplied from control unit 27 (col. 5, lines 7-12).                                 
            Edited data is further stored in recording area Ar2 through input                            
            interface 24, which is later reproduced and supplied to a                                    
            broadcast medium based on control signal NRc (col. 5, lines 29-                              
            35).  Therefore, the Examiner has properly corresponded storage                              
            device 22 to the claimed recording and reproducing means and high                            
            speed transfer machine 21 to the claimed reproducing apparatus.                              
            We further find that Nagasawa’s control unit 27, as indicated by                             
            the Examiner, constitutes the controlling means for both the                                 
            input/output circuits and the recording/reproducing means as well                            
            as for providing the control signals in response to each step of                             
            the process.                                                                                 
                  We do not agree with Appellants that Nagasawa only controls                            
            the speed with control unit 27 (brief, page 6) as control unit 27                            
            provides the recording and reproducing control signals FPc, NPc                              
            and NRc.  Furthermore, through high speed transfer machines 21                               
            and 26, input/output interface circuits 23 and 24 supply data                                
            provided from the outside to recording areas Ar1 and Ar2 and                                 
            supply the reproduced data from the recording area to an external                            

                                                   6                                                     





Page:  Previous  1  2  3  4  5  6  7  8  9  10  11  12  13  Next 

Last modified: November 3, 2007