Appeal No. 1997-3793
Application 08/294,235
a predetermined weight to generate without a threshold
comparison a neuron output signal;
wherein at least one of said plurality of gating
functions g is greater than 1.
i
The Examiner relies on the following prior art:
Hata et al. (Hata), Gate Model Networks for Minimization
of Multiple-Valued Logic Functions, Proceedings of the
Twenty-Third International Symposium on Multiple-Valued
Logic, IEEE, 24-27 May, 1993, pp. 29-34.
Claims 1-4 and 12-15 stand rejected under 35 U.S.C.
§ 102(a) as being clearly anticipated by Hata.
We refer to the Final Rejection (Paper No. 10) (pages
referred to as "FR__") and the Examiner's Answer (Paper
No. 17) (pages referred to as "EA__") for a statement of the
Examiner's position and to the Appeal Brief (Paper No. 16)
(pages referred to as "Br__") and the Reply Brief (Paper
No. 18) (pages referred to as "RBr__") for a statement of
Appellant's arguments thereagainst.
OPINION
The claims are grouped to stand or fall together.
Claim 1 is taken as representative.
- 3 -
Page: Previous 1 2 3 4 5 6 7 Next
Last modified: November 3, 2007