Appeal No. 1997-2294 Page 12
Application No. 08/284,183
write driver to an internal node of a latch circuit and thus
to a corresponding bit line ....” (Reply Br. at 11.) We
agree with the appellant.
Each of claims 40-49 specifies in pertinent part the
following limitations:
a sense amplifier latch circuit having internal
nodes coupled directly or selectively to at least
one pair of bit lines of the memory;
. . .
said local data write driver circuit being
responsively coupled to a data write control signal
so that a power supply voltage may be selectively
coupled via said local data write driver circuit to
an internal node of said latch circuit and thus to a
corresponding bit line, in accordance with said data
write control signal.
Giving the limitations their broadest reasonable
interpretation, each of the claims recites driving a bit line
during write operations.
Page: Previous 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Next
Last modified: November 3, 2007