Appeal 2006-1454
Application 09/004,524
Patent 5,483,421
2. The package of claim 1 wherein said chip carrier and said circuit board
are formed of the same material.
3. The package as defined in claim 2 wherein said material is a glass filled
epoxy.
4. The package as defined in claim 1 wherein said first set of solder
connections is formed of a higher melting point solder than said second set of
solder connections.
5. The package as defined in claim 1 further characterized by the pattern of
said first bonding pads being finer than the pattern of the second bonding pads.
6. The package as defined in claim 1 wherein the thermal coefficient of
expansions of the material of the chip carrier and the material of the circuit board
do not differ by more than about 20%.
7. A method of mounting integrated circuit chips onto a circuit board
comprising the steps of:
providing an integrated circuit chip having a surface array of input/output
pads on one side thereof which array forms a footprint;
providing a chip carrier formed of an organic dielectric material having first
and second opposite surfaces;
forming a first set of bonding pads on said first surface of the chip carrier
arranged in an array corresponding with the chip footprint;
providing a pattern of conductors on said chip carrier connected to
accommodate said input/output pads;
forming a first set of solder connections between the input/output pads on
the chip and said first set of bonding pads on the chip carrier;
forming a second set of bonding pads on the second surface of the chip
carrier arranged in an array;
forming electrically conducting vias through the chip carrier to connect said
first set of bonding pads to the second set of bonding pads;
- 69 -
Page: Previous 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 Next
Last modified: September 9, 2013